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Abstract—In real-time systems, the techniques to derive bounds
to the contention tasks can suffer in multicore build on resource
quota monitoring and enforcement. Existing techniques track and
bound the number of requests to hardware shared resources that
each core (task) is allowed to perform. In this paper we show that
current software-only solutions work well when there is a single
resource and type of request to track and bound, but do not scale
to the more general case of several shared resources that accept
different request types, each with a different associated latency.
To handle this (more general) case, we propose low-overhead
hardware support called Maximum-Contention Control Unit
(MCCU). The MCCU performs fine-grain tracking of different
types of requests, preventing a core to cause more interference
on its contenders than budgeted. In this process, the MCCU also
helps verifying that individual requests duration does not exceed
their theoretical bounds, hence dealing with scenarios in which
requests can have an arbitrarily large duration.
I. INTRODUCTION
Safety standards for critical real-time embedded systems
(CRTES) in domains such as avionics and automotive require
rigorous validation and verification (V&V). Timing V&V, the
focus of this paper, provides evidence for the correct temporal
schedulability of the system. This builds on deriving tight and
reliable Worst-Case Execution Time (WCET) estimates. The
quality of the WCET estimates often depends on engineer’s
previous experience. For instance, common industrial practice
for timing analysis of complex platforms consists in running
several tests measuring the highest execution or high water-
mark and adding an experience-based safety margin to it to
cover the impact on ‘unobserved’ effects.
In CRTES, the advent of autonomous vehicles has increased
the computing performance demands, that are satisfied by new
high-performance hardware features [8], [22]. The other side
of the coin is that high-performance resources like shared
caches, interconnection networks and memory hamper timing
V&V and in particular deriving tight and trustworthy timing
WCET estimates [7], [13]. Without proper management of
hardware shared resources, WCET on multicores can become
much worse than their average behavior, defying the benefits
of multicores in CRTES [23].
At hardware level, several designs [9], [10], [20], [23], [25]
have been proposed to better factor in multicore contention
in task’s WCET estimates. However, to our knowledge, those
solutions have not been fully adopted by industry yet for cost
reasons. In particular, industry is reluctant to re-design and
re-verify already-verified functional unit blocks (FUBs).
Software solutions for quota monitoring and enforcement
(SQME) have been proposed to handle multicore contention
in more generic processors with limited hardware support for
time predictability [17], [24]. In general, SQME approaches
build on limiting per task (core) maximum shared resources
utilization. To that end, the operating system monitors task’s
activities using the available hardware performance monitoring
counters (PMCs) and suspends tasks execution when their
assigned budget is exhausted.
Contribution. We make the following two contributions to
the field of multicore contention bounding in CRTES.
First, we identify key limitations of SQME. On the one
hand, SQME work well only when are applied to one sin-
gle shared resource in which all request types are assumed
to have the same (worst) access latency. However, for the
general case where several hardware shared resources accept
different request types with different latencies, SQME gen-
erate unnecessary interrupts to determine whether tasks have
consumed their budget, not only increasing task WCET but
also hampering deriving bounds to WCET. On the other hand,
SQME build on maximum per-request latency estimates that
are derived empirically in real processors [16], but the lack of
means to verify that those estimates actual bound maximum
latencies which brings some uncertainty on the estimates
built on top of those bounds. Moreover, in some AMBA bus
implementations, a single request can potentially hold the bus
for an unbounded duration. That means that setting quotas on
request access counts, as done by SQME, does not suffice to
bound contention time.
And second, to overcome the limitations of SQME, we
propose to include in multicore processors a Maximum-
Contention Control Unit (MCCU). The MCCU is a software-
controllable low-overhead hardware unit able to À accurately
handle several resources dealing with several request types.
Unlike SQME that may need to trigger several interrupts
or perform frequent checks to handle utilization quotas, the
MCCU only requires to trigger one interrupt when the quota
allocated to a task is actually exhausted, allowing to signif-
icantly reduce the overheads of the enforcement mechanism.
The MCCU, by monitoring requests duration, also Á allows
monitoring seamlessly whether theoretical latency bounds
derived empirically are effectively respected at all times and
preserves quota enforcement even in the presence of requests
with unbounded duration. The MCCU also Â handles those
(AMBA-compliant) scenarios in which a core/master can hold
the bus for long time, preventing quota violations.
We show the effectiveness of the MCCU tailoring it for
a 4-core multicore setup resembling the Cobham Gaisler
NGMP processor for the space domain [4]. Our results for
MediaBench show that while SQME can easily generate in the
order of dozens of unnecessary interrupts to control quota on
access counts, our proposed MCCU generates only interrupts
when the task consumes all its contention quota removing any
overheads and simplifying timing V&V.
In terms of implementation, the MCCU is an additional
FUB connected as a slave to the AMBA interconnection net-
work, thus not requires any modification on existing FUBs. In
particular, the MCCU interface only needs some addressable
space for being configured, snooping AMBA signals and rais-
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ing specific interrupts whenever appropriate. This is arguably
simpler than introducing small modifications in existing FUBs
such as caches and memory controllers, which would require
expensive and time-consuming re-verification costs.
II. BACKGROUND AND RELATED WORKS ON
CONTENTION CONTROL AND MODELLING FOR CRTES
Hardware techniques: Several hardware designs providing
predictability-aware resource sharing exist [9], [10], [20], [23],
[25]. These designs combine the use of time-predictable arbi-
tration schemes and provisioning each core/task with separate
queues in each hardware shared resource to avoid a given core
to clog that resource. Unfortunately, those changes require the
re-verification of affected FUBs such as cache memories, buses
and memory controllers among others that is the main reason
for chip vendors not having adopt these solutions yet.
Software techniques: Contention models build on a timing
estimate of the isolation, i.e. without contention, execution
time of the task τa, Cisola , to derive a multicore estimate of
τa’s execution time (Cmuca ). To that end, the models bound the
contention τa’s requests can suffer in the access to hardware







∆conta is computed combining (i) the longest contention
each of its request can suffer, Lmax and (ii) the number of
requests, na, performed by τa and its contenders running
in the other cores, referred to as c(τa). Let cr(x → a)
be the number of τa requests that contend in the access to
a share resource with the requests of another concurrently
running task tx. It is defined as crb→a = min(na, nb).
Overall, the longest contention τa can suffer is defined as:
∆conta =
∑
τx∈c(τa) crx→a × Lmax.
State of the art works on on this area can be classified into
several groups. First those that derive bounds to the number
of requests performed by tasks to shared resources [5], [17]
(n) which is affected, among others, by tasks’ input data and
the execution paths they traverse.
Another strand of works derive bounds to the maximum
contention delay each request of a task can suffer [7], [11],
[16] (Lmax). These works build on time-predictable arbitration
policies (e.g. round-robin) used in many shared hardware
resources in high-performance embedded processors. For in-
stance, for round-robin the longest contention delay a request
an suffer is (Nc − 1) × L when Nc is the number of
requestors and L the duration of a request [18]. These works
also build on documentation from processor manuals, when
available, and carry strong validation through an extensive set
of measurements to reduce the uncertainty on the validity of
the bound [7], [16], which however cannot be removed.
And third, SQME works build on those bounds to derive
contention models to bound ∆conta in on-chip shared resources
(e.g. bus and caches) [6], [11], [17] and enforce bounds (quo-
tas) to task’ access counts hence limiting ∆conta [5], [17], [19].
SQME techniques reduce the impact of contention on WCET
estimates of the monitored tasks activity by stalling contender
tasks if they go beyond their quota, preventing ∆conta of the
task under analysis from being violated [1], [15], [17], [24].
SQME techniques also allow defining contention scenarios
and derive partially time-composable WCET estimates valid
under those scenarios. The basic idea is to upperbound the
number of accesses of each type that potential contenders
will put on the different shared resources and derive WCET
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TABLE II: Example of the evolution of the quota assigned to τb.
Each row corresponds to an iteration of the SQME solutions
Quota (ebbus,xx) Consumed (evbus,yy) ∆contb→a
xx=lh xx=sh xx=lm xx=sm yy=lh yy=sh yy=lm yy=sm
20 40 14 8 20 10 2 1 1600
16 22 8 9 6 22 5 2 900
10 15 6 4 8 15 4 3 210
4 4 1 1 3 2 0 1 75
estimates using those bounds. With this approach, WCET
estimates are time-composable as long as the load put by
contenders once the system is deployed is equal or lower to
the one used to obtain these estimates.
III. PROBLEM STATEMENT
Existing SQME focus on a single shared resource – usually
the memory as it concentrates a big fraction of the contention
tasks can suffer – and a single type of request accessing that
resource. However, in general, multicores comprise several
shared resources R each of which can accept different types
Yr of requests. Also requests can have different access times
and hence, cause different contention delays. The worst-
case (longest) contention τb can cause on τa, i.e. ∆contb→a, is

















crr,yx→a × Lr,ymax (2)
For the single request type model, a contender task τb is
suspended once it consumes its quota, i.e. it performs crb→a
accesses. In other words, if τb requests are below crb→a, its
contention time quota is not exhausted.
When there are several types of requests, there are several
combinations of event counts that lead to a quota violation
and hence, event counts need to be conservative to detect any
potential violation. This is better explained with an example.
Let er,yi be the event monitor that counts the number of
accesses of type y to resource r from core i and ebr,yi the
respective budget allocated to a given task. For the sake of
this example, let us assume a multicore processor with the bus
connecting the cores with a shared L2 cache as the only shared
resource. Further assume that the L2 is partitioned and each
core accesses its own private memory controller, so contention
can only happen in the bus. Four types of requests can be sent
to the bus: load or store (write) accesses that can hit or miss in
the L2 (lh, sh, lm, sm). Each of these requests has a different
maximum latency as shown in Table I. Finally, let us assume
that τb is assigned a contention budget ∆contb→a = 2000 cycles.
Iteration 1: Row 1 in Table II (quota columns) shows
one potential way in which quotas on access counts can be
set to prevent τb to cause at most ∆contb→a contention cycles
on τa. In particular (ebbus,lh=20, ebbus,sh=40, ebbus,lm=14,
ebbus,sm = 8) that for short we represent as (20,40,14,8). Once
Fig. 1: Main blocks of the MCCU Fig. 2: MCCU for multiple tasks Fig. 3: Blocks to check L
i,j
max is not exceeded
these values are programmed in the PMCs, τb is allowed to
run concurrently with τa.
Let assume that, during its execution, τb makes accesses
(evbus,lh=20,evbus,sh=10, evbus,lm=2, evbus,sm = 1) that we
represent as (20, 10, 2, 1). When τb makes its 20th load hit
access to the bus, an interrupt is raised since the ebbus,lh quota
is exhausted. The remaining contention budget is derived as:
∆contb→a=2000−(20× 5 + 10× 10 + 2× 50 + 1× 100)=1600
Iteration 2: Row 2 in Table II, under quota, shows one
potential way in which quotas on access counts can be set
so that once τb runs again, it cannot create more contention
than allowed, i.e. ∆contb→a ≤ 1600: (16, 22, 8, 9). At the end of
this second step the accesses performed by τb are (6,22,5,2)
leaving a contention budget of 1600− 700 = 900 cycles.
This process repeats, generating an interrupt per iteration,
until the contention budget is lower than the highest Lmax.
In general, the need for pre-programming all ebr,yi leads to
cases where one counter is exhausted earlier than the others,
thus raising an interrupt despite contention budget is not yet
exhausted. This process repeats until the remaining budget is
small enough not to be worth to continue with the execution.
In fact, the smaller the remaining quota is, the more often
interrupts are generated normally. Overall, monitoring the use
of multiple shared resources in software (i.e. with SQME) just
triggering interrupts only when actually exceeding contention
quota is not possible. This results in significant overheads as
we quantify in the Evaluation Section.
IV. MCCU
We propose the MCCU, a software-controllable low-
overhead hardware unit to accurately handle several shared
resources dealing with several request types, each with dif-
ferent access latency. We implement the MCCU as a new
system-on-chip component that is attached to the on-chip bus
(e.g. AMBA). This avoids introducing additional modifications
to the rest of processor components (FUBs), thus drastically
reducing the costs of re-design and re-verification.
A. Control logic and hardware
For each resource and request type to be tracked, the MCCU
keeps Lr,ymax in a register so a total of ||R|| · ||Yr|| registers
are needed, see Figure 1. Also one quota register per core is
required to save the remaining quota cycles ∆cont.
Prior to the execution of the program (e.g. at boot time), all
Lr,ymax are initialized À sequentially via a single write port, see
Figure 1. Since this step is done once, its overhead – in the
order of dozens or hundreds of processor cycles – is negligible.
At task boundary, or software partition boundary like those
in avionics ARINC 653 [2], Á the Operating System (OS)
programs the MCCU with the corresponding quota, ∆cont.
The MCCU can be attached to the on-chip bus as a slave,
e.g. AMBA Peripheral Bus (APB) slave, so that the quota
counter and the registers storing the contention associated to
each resource and access type can be configured and accessed
using specific memory addresses, the APB addressable space.
While less frequent in CRTES, some deployments may
allow task migration across cores. This requires that, whenever
a task is swapped out, the OS saves its quota register in the
corresponding task struct that the OS uses for the task.
When the task is swapped back in, the OS restores the quota
register. Note that Lr,ymax values are intrinsic to the processor
and hence, the OS can keep a single copy that can restore at
boot time.
Upon each access of type y to resource r ( < r, y >), the
corresponding Lr,ymax latency for that access is retrieved Â.
Then, Ã the upper-bound latency of the access is subtracted
from the remaining quota, which is properly updated. If the
quota remaining is zero or it is close enough (e.g. it is below
the latency of some access types), Ä an interrupt is triggered
by forwarding this signal to the interrupt controller, indicating
that the quota of τb has been exhausted.
B. Extension for Several Contenders
Interestingly, when dealing with several tasks, the table with
maximum contention values per resource and access type does
not need to be replicated. Instead, we only need to set a quota
register per task, and use the task identifier (AMBA master
signal) to retrieve the appropriate quota value and update
it conveniently, see Figure 2. This approach allows setting
specific quotas for each task so that, if one of them overruns
its budget, the appropriate interrupt is triggered, but the other
tasks remain unaffected. This approach is also suitable for
scenarios with several critical tasks and contenders since the
MCCU allows to set quotas for all (monitored) contending
tasks and the maximum contention they could generate is
independent of the particular task under analysis. Hence,
the MCCU does not monitor contention for each task under
analysis and contender task pair, but instead, it only monitors
contention generated per task individually. For instance, let us
assume a 4-core processor where τa is allowed to run without
any quota control, τb – despite being critical – has a specific
quota to limit the contention it may cause on τa (e.g. 10,000
cycles), and τc and τd are non-critical tasks.
In this context, contention quota for τc and τd must be set as
the lowest contention they are allowed to produce individually
on τa and τb. Also τb quota corresponds to the maximum
contention it is allowed to cause on τa. Finally, since τa has
no quota, it is programmed either with a special value so that
it is ignored, or it is simply set to the maximum value possible
(e.g. 232 − 1) so that it cannot overrun its quota in practice.
Overall the contention each task τx can generate (∆x→) is:
∆a→ = 2
32 − 1 ∆b→ = 10, 000;
∆c→ = min(∆c→a,∆c→b); ∆d→ = min(∆d→a,∆d→b)
C. Seamless verification of Li,jmax bounds
Li,jmax is estimated empirically in real architectures, which
always leaves some residual risk that estimates do not bound
maximum latencies. While extensive testing helps reducing
this residual risk, the MCCU allows for a seamless verification
of Li,jmax bounds with a minor extension. In particular, upon
each access to shared resources, the MCCU receives as input
the request type and retrieves the corresponding Li,jmax bound.
As shown in the bottom part of Figure 3, by simply monitoring
when requests start and finish with a request duration counter,
rdc, the request duration can be compared with Li,jmax and,
upon an exceedance, raise an interrupt.
This allows detecting inaccuracies in the derivation of Lr,ymax
that might not be detected during the testing phase, which
could affect the reliability of the software-estimated quotas.
In the context of AMBA, locked transfers allow masters to
keep the ownership of the bus until the transfer completes. This
enables masters to keep the bus locked indefinitely, without
the arbiter being able to relinquish the grant from that master.
Lock transfers are typically used to manage atomic operations
such as read-modify-write, needed for synchronization. To
handle locked transfers with the MCCU, we can set up a
specific Lmax register for locked transfers (or several of them
if multiple types of locked transfers exist), and manage them as
any other type of request. Additionally, since locked requests
may be unbounded, we keep track of the duration of the
in-flight request with a request duration counter (rdc), see
Figure 3. At request completion time, we check whether it
exceeds the corresponding Lr,ymax. We also check whether the
locked request takes longer than any Lr,ymax even if it is not yet
finished. In both cases, an interrupt is raised, indicating that
evidence has been found that the derived bounds have been
violated. This is fundamental to increase confidence – reduce
the residual risk in accordance with standards such as ISO
26262 in automotive.
D. Hardware Cost Analysis
Area. the MCCU requires À a Lr,ymax register for each
resource and request type to be tracked. Note however, that
registers are not replicated per core. Hence the number of
registers needed is given by ∆contb→a and ||R|| · ||Yr||. In
addition, a Á ‘quota’ register is needed per core to keep the
contention budget each core has available. Also Â a request
duration counter, rdc, per core is needed. In our reference
SoC architecture, see Figure 4, the access to the bus does
not implement split bus transactions so that by controlling
the access to the bus we also control the access to memory.
If split bus transactions are implemented, then the MCCU is
also connected to the L2-to-memory interface for monitoring
purposes. The L2 cache is partitioned as it is the case in many
commercial architectures (e.g. NGMP [4] and ARM A9 [3]).
Overall the MCCU tracks 4 bus access types: loads/stores that
Fig. 4: Reference SoC architecture. PMU stands for performance
monitoring unit that keeps the events and PMCs
hit/miss in the L2. The 4 Lmax registers (often tens of cycles)
are normally encoded with just 1 byte each. Also, few bytes are
needed (e.g. 4) for the quota register for each of the Nc = 4
cores. Thus, hardware overhead is negligible (up to 24 bytes
in our reference SoC: 2× 4 bytes for maximum latencies and
4× 4 bytes for quota registers).
Delay. As shown in Figure 3, combinational logic consists
of few decoders, multiplexors and comparators, as well as a
subtractor one of whose operands (Lmax) has few bits (at most
1 byte). Hence, the area and latency of this logic is well below
that of an integer Arithmetic Logic Unit, whose number, size
and complexity of combinational blocks is fairly larger.
The use of a MCCU has other implications in terms of
latency similar in nature to those of a PMU, but of lower
magnitude. In particular, a PMU has low complexity itself,
but its input consists of signals monitoring events occurring
all along the processor, thus potentially taking several cycles
to arrive to the PMU, which leads to event counts that can
never be up-to-date and reflect event counts with some (yet
limited) delay. In the case of the MCCU, events monitored are
typically available as part of the AMBA AHB bus interface
shown in Figure 4. Thus, connecting the MCCU to the AHB,
either directly as a slave or as part of another slave (e.g.
along with the PMU), makes input signals be available almost
immediately when they arrive to the AHB bus. The internal
processing of the MCCU, Figure 3, is simple enough to fit in
one cycle or, if needed, be pipelined when the target processor
frequency is high. Finally, on a quota violation there may be
some delay to propagate the interrupt to the interrupt controller
which, again, is limited to very few cycles in practice.
Overall, the end-to-end delay since an access starts until a
potential interrupt is triggered may be in the order of 10 cycles,
which could at most allow another access (e.g. the slowest
one) to start, thus leading to a slight quota overrun of some
tens of cycles. In the context of microcontrollers operating at
several hundreds of MHz at least, such quota overrun could
cost at most around 100ns, which is an insignificant impact
for systems whose response time is in the order of hundreds
of milliseconds (e.g. a braking system).
Scalability. For larger multicores, the Lr,ymax registers do
not depend on the number of cores, but on the number and
type of requests. Only one quota register is needed per core.
Hence, the absolute hardware cost increases negligibly. La-
tency wise, signal propagation may increase MCCU latencies.
Also, MCCU accesses latency can increase due to access
serialization to the MCCU to keep a single read/write port.
This can delay by few cycles MCCU access, in the worst case,
when several cores try to access the MCCU simultaneously. In
both cases, the impact of the increase of few processor cycles
is negligible as described in the previous paragraph.
V. EVALUATION
A. Experimental framework
We evaluate the MCCU on a reference NGMP multicore
architecture [4]. In particular, we use its implementation in
a SoCLib-based [21] performance simulator with negligible
performance discrepancies against the real hardware [12]: 1%
on average and 3% at most. Our processor setup, see Figure 4,
consists of 4 LEON4 cores including 16KB 4-way write-
through L1 caches connected through an on-chip round-robin
bus to a 4-way 256KB shared write-back L2 cache and a
shared memory controller. The NGMP allows the L2 cache
to be way-partitioned so that each core receives one way.
The MCCU tracks the 4 access types in Section III: lh, sh,
lm and sm. Since the L2 is writeback, L2 misses evicting
dirty data generate two memory accesses: one to write back
dirty data and one to retrieve the data requested.
Following the methodology of previous works [7], [16], the
latencies for the different types of request to the bus have been
derived empirically, resulting in these values: Lbus,lhmax = 10,
Lbus,shmax = 3, L
bus,lm
max = 32, and L
bus,sm
max = 37.
We use the well-known MediaBench benchmark suite [14],
which includes communications and multimedia functions
increasingly relevant for many CRTES domains with au-
tonomous vehicles. We only excluded mpeg2.encode
benchmark due to issues executing it in our reference platform.
B. Scenarios evaluated
As explained in Section IV-B, the contention quota assigned
to each (contender) task is determined by the minimum amount
of contention its sibling tasks can afford.
We analyze several scenarios in which each (contender)
task is allowed to cause variable contention on the task
under analysis. In some scenarios, the contender task does not
exceed its assigned contention quota (and hence should not
be suspended). In particular, we allocate a quota 5%, 10%,
...25% higher than needed, represented in the corresponding
figures as 1.05, 1.1, ... 1.25 respectively. In other scenarios,
the contender task exceeds its quota, so it must be suspended.
In particular it is allocated a quota smaller than the actual
contention it generates according to the model (Equation 2).
In particular we cover the values 0.8, 0.85, 0.9, 0.95, 1.0.
For SQME, given a maximum contention budget τb can
generate on τa, ∆contb→a, there are several ways in which bounds
to access counts can be assigned. For instance, assuming a
single resource with two request types of latencies 10 and
20 cycles, and a contention quota of 100 cycles, the possible
ways in which bounds to access counts can be assigned are:
(10, 0), (8, 1), (6, 2), (4, 3), (2, 4), (0, 5). Determining the best
access bounds a priori is challenging since the number of
accesses of each type of a program can depend on factors
such as input data and vary throughout program execution.
Hence, any a-priori choice, which we refer to as request bound
breakdown scenarios (rbbs), is arbitrary.
We have explored two rbbs. In both cases, in the first
iteration, we distribute contention quota homogeneously across
request types. Hence, each request type yr is given a FairShare
of the overall quota:
FairShare = (∆contb→a)/(||R|| · ||Y∇||).
For each request type ebr,y , requests are allowed as defined
next: ebr,y = bFairShare/Lr,ymaxc. Whenever the quota for a
Fig. 5: Number of interrupts generated by SW solutions.
given request type is exhausted, in the following iterations we
either follow the same approach based on a fair quota share
(rbbsfair−fair), or we assign the quota proportionally to the
consumed quota across accesses so far (rbbsfair−prop).
For instance, let us assume that the quota is 1,000 cycles
and two request types with Lr,ymax 10 and 20 cycles respec-
tively. In this case, we allocate 500 cycles to each request
type in the first iteration, thus granting 50 and 25 accesses
respectively. Let us now assume that the task performs 50 and
5 accesses respectively, thus exhausting the quota for the first
access type. The remaining quota would be 400 cycles. Under
rbbsfair−fair, we would allocate 200 cycles to each request
type, so 20 and 10 accesses. Under rbbsfair−prop, instead, we
would take into account that each access type has used 500 and
100 cycles respectively, so we would split the remaining 400
cycles keeping the same ratio, so 333 and 67, thus granting
33 and 6 accesses of each type respectively.
C. Sufficient contention quota
1) SQME results: Figure 5 shows the number of interrupts
raised by each task under the different scenarios in which tasks
have sufficient budget. It is worth mentioning that the latency
of an interrupt is the time between the start of an Interrupt
Request (IRQ) and the completion of the respective Interrupt
Service Routine (ISR). The direct cost of interrupts together
with their impact on processor state (e.g. cache state) impact
execution time (and WCET) in non-obvious ways. Moreover,
just predicting a priori the number of interrupts to account
for them in the WCET is challenging. Therefore, in addition
to their actual cost, unnecessary interrupts caused by SQME
challenge the derivation of reliable and tight WCET estimates.
In Figure 5, the z-axis shows the quotas that range from
1.05x to 1.25x of the actual quota each benchmark (on
the x-axis) would need in practice. As shown, the num-
ber of unnecessarily-generated interrupts is high for both
rbbsfair−fair (top plot) and rbbsfair−prop (bottom plot)
software approaches and increases as the contention quota
decreases down to 1.05. For rbbsfair−fair, interrupts are quite
stable around 5, while for rbbsfair−prop, on average, the
number of interrupts decreases, and in many cases is just 1. For
Fig. 6: Increase in ∆contb→a due to the simple support for the
single-request approach w.r.t. MCCU.
some benchmarks such as epic.d and pgp.e, they increase
significantly due to the varying behavior of the benchmarks
over time. Either the case, software-only solutions (SQME)
need to allocate quota statically to request types, thus causing
unnecessary interrupts due to their inability to allocate quota
dynamically to the request types that occur in practice.
Resorting back to the single-request solution. A simple
approach overcome the problem of distributing the quota
across request types, consists of assuming a minimal hardware
support that adds the desired events in a given counter. In our
case, evcomb = evlh+evsh+evlm+evsm. That is, all requests
are assumed to be of the same type. In the CRTES domain,
this necessarily means to assume that all requests are from
the worst type, so with the highest latency, which requires










While this solution would certainly avoid generating unnec-
essary interrupts, assuming that all requests are from the worst
type implies that quota is consumed – pessimistically – much
faster, leading to a single (but much earlier) interrupt.
In order to show the impact of this approach in our reference
architecture, we have measured in Figure 6 the increment
in contention delay (∆contb→a) of Equation 3 with respect to
Equation 1, the latter of which is captured by the hardware
model in the MCCU.
The observed increase for MediaBench in our reference
architecture is 9.6x on average and as high as 12.3x. This
indicates that quota is consumed at a 9.6x higher rate with
this approach, which is simply an unaffordable overhead that
makes this solution not attractive either. In fact, this would
require that the task under analysis could afford 9.6x higher
contention than with the MCCU.
2) MCCU: For the MCCU, zero unnecessary interrupts are
generated. Since quota suffices, the contender task will always
complete its execution before exhausting its quota.
VI. CONCLUSIONS
We present the MCCU, a low-overhead hardware com-
ponent that allows allocating contention quotas to tasks for
shared hardware resources and monitoring whether those quo-
tas are exhausted. The MCCU raises one interrupt only when
strictly needed, hence avoiding the limitations of software-
only solutions that allocate individual quotas per resource
and access type resulting in frequent unnecessary interrupts.
Moreover, the MCCU allows assessing seamlessly whether the
maximum latency per request type estimated is exceeded, thus
detecting potential issues in the WCET estimation process.
Finally, the hardware overhead of the MCCU is quite limited
and does not require re-designing or re-verifying existing
FUBs, which would challenge its adoption due to cost reasons.
Our MCCU can be applied into other models even though that
will be addressed in future work.
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